eLibrary
  • Home
  • Sources
  • Search
  • About

Performance Trade-offs and Evolution of ADC Architectures: From Conventional Designs to AI-Driven Hybrid Converters

Siyu Cheng
World Scientific Research Journal, (2026), Vol.12, No.10, pp.65-76
Published: September 17, 2026
DOI: 10.6911/WSRJ.202610_12(10).0006
PDF: Download Full Text PDF
Abstract

As the crucial connection between the analog and the digital signal, the analog-to-digital converter (ADC) extremely determine the result of modern electronic systems. It is high performance ADC that essential for advancing emerging technologies, such as wireless communication, medical monitoring and intelligent driving. This article is going to analyze basic principles and key indicators of ADC systematically and respectively, like sampling rate, power consumption and signal-to-noise ratio. It also provides comparative research of four mainstream ADC structures which is called SAR, Flash, Sigma-Delta and Pipeline ADC, evaluating their operating principles and suitable applications. Furthermore, the article investigates hybrid ADC architectures, such as Pipeline-SAR and Flash-SAR ADC, and analyzes modern design trends like dual-channel synchronization through case studies of recent Texas Instruments (TI) products. It is meaningful to mention that future ADC evolution is driving towards innovative materials and architectures, adaptive ability and comprehensive utilization of Artificial Intelligence (AI) three general dimensions. In fact, the combination of advanced nanometer processes, innovative hybrid architectures and AI-based dynamic error correct function are identified as vital ways to achieving higher linearity, lower power consumption and complex environmental auto-adaptation.

Keywords: Analog-to-Digital Converter, Hybrid Architectures, Artificial Intelligence, Performance Optimization.
APA Citation: Siyu Cheng (2026). Performance Trade-offs and Evolution of ADC Architectures: From Conventional Designs to AI-Driven Hybrid Converters. World Scientific Research Journal, 12(10), 65-76. https://doi.org/10.6911/WSRJ.202610_12(10).0006

References

  1. Murmann, B. (2015). The race for the extra decibel: A brief review of current ADC performance trajectories. IEEE Solid-State Circuits Magazine, 7(3), 58–66. https://doi.org/10.1109/MSSC.2015.2442393.
  2. Walden, R. H. (1999). Analog-to-digital converter survey and analysis. IEEE Journal on Selected Areas in Communications, 17(4), 539–550. https://doi.org/10.1109/49.761034
  3. Ma, M., Nguyen, N. T., Atzeni, I., Swindlehurst, A. L., & Juntti, M. (2025). Digital and hybrid precoding designs in massive MIMO with low-resolution ADCs. IEEE Wireless Communications Letters, 14(8), 2446–2450. https://doi.org/10.1109/LWC.2025.3572281
  4. Björnson, E., Hoydis, J., Kountouris, M., & Debbah, M. (2014). Massive MIMO systems with non-ideal hardware: Energy efficiency, estimation, and capacity limits. IEEE Transactions on Information Theory, 60(11), 7112–7139. https://doi.org/10.1109/TIT.2014.2354403
  5. Larsson, E. G., Edfors, O., Tufvesson, F., & Marzetta, T. L. (2014). Massive MIMO for next generation wireless systems. IEEE Communications Magazine, 52(2), 186–195. https://doi.org/10.1109/MCOM.2014.6736761
  6. Yoo, J., Yan, L., Lee, S., Kim, Y., & Yoo, H.-J. (2010). A 5.2 mW self-configured wearable body sensor network controller and a 12 μW wirelessly powered sensor for a continuous health monitoring system. IEEE Journal of Solid-State Circuits, 45(1), 178–188. https://doi.org/10.1109/JSSC.2009.2034440
  7. Tiwari, V., Batra, C., & Nagaria, R. K. (2024). Low power SAR ADC for bio-medical application. In 2024 International Conference on Integrated Circuits, Communication, and Computing Systems (ICIC3S) (pp. 1–3). https://doi.org/10.1109/ICIC3S61846.2024.10603180
  8. Patole, S. M., Torlak, M., Wang, D., & Ali, M. (2017). Automotive radars: A review of signal processing techniques. IEEE Signal Processing Magazine, 34(2), 22–35. https://doi.org/10.1109/MSP.2016.2628914
  9. Hasch, J., Topak, E., Schnabel, R., Zwick, T., Weigel, R., & Waldschmidt, C. (2012). Millimeter-wave technology for automotive radar sensors in the 77 GHz frequency band. IEEE Transactions on Microwave Theory and Techniques, 60(3), 845–860. https://doi.org/10.1109/TMTT.2011.2178427
  10. Kull, L., et al. (2014). 22.1 A 90GS/s 8b 667mW 64× interleaved SAR ADC in 32nm digital SOI CMOS. In 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) (pp. 378–379). https://doi.org/10.1109/ISSCC.2014.6757477
  11. Kull, L., et al. (2016). CMOS ADCs towards 100 GS/s and beyond. In 2016 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS) (pp. 1–4). https://doi.org/10.1109/CSICS.2016.7751033
  12. Peng, B. (2025). Research and design of a 10-bit 50 MHz pipelined analog-to-digital converter [Doctoral dissertation]. Guangxi Normal University. https://doi.org/10.27036/d.cnki.ggxsu.2025.002326
  13. Kester, W. (2009). MT-001: Taking the mystery out of the infamous formula, "SNR = 6.02N + 1.76dB," and why you should care. Analog Devices. https://www.analog.com/media/en/training-seminars/tutorials/MT-001.pdf
  14. Ruiqian, T. (2023). Design of high-speed ADC based on flash-SAR hybrid architecture [Doctoral dissertation]. Guangxi Normal University. https://doi.org/10.27036/d.cnki.ggxsu.2023.000148
  15. Jinghao, L. (2022). Research and design of high-speed ADC based on flash-SAR structure [Doctoral dissertation]. University of Electronic Science and Technology of China. https://doi.org/10.27005/d.cnki.gdzku.2022.004503
  16. Chaoyi, H. (2023). Research and design of digital calibration technology for high-speed high-precision pipelined ADC [Doctoral dissertation]. Southeast University. https://doi.org/10.27014/d.cnki.gdnau.2023.001430
  17. Yecong, F. (2024). Research and design of high-speed pipeline-SAR ADC [Doctoral dissertation]. Guangdong University of Technology.
  18. Chaofeng, Z., Dong, W., Huan, D., et al. (2023). Design of a 12-bit 5.5 MS/s synchronous FLASH-SAR ADC. Electronic Design Engineering, 31(22), 67–72. https://doi.org/10.14022/j.issn1674-6236.2023.22.014
  19. Langdon, T., & Dix, J. (2025). Time-interleaved SAR ADC in 22 nm fully depleted SOI CMOS. Chips, 4, 40. https://doi.org/10.3390/chips4040040
  20. Xiaopeng, L., Zhigong, W., Yi, Z., Youtao, Z., & Min, Z. (2019). A 13 GS/s single-bit ADC with integrated high-speed synchronization function based on InP DHBT process. Journal of Microwaves, 35(3), 29–33.
  21. Jing, S., & Mao, C. (2018). Characteristics of gallium nitride (GaN) and its current application status and development. Scientific and Technological Innovation, 31, 48–49. https://doi.org/10.3969/j.issn.1673-1328.2018.31.028
  22. Zhang, S., Li, Z., Zhou, H., Li, R., Wang, S., Paik, K.-W., & He, P. (2022). Challenges and recent prospectives of 3D heterogeneous integration. e-Prime - Advances in Electrical Engineering, Electronics and Energy, 2, 100052. https://doi.org/10.1016/j.prime.2022.100052
  23. George, R., et al. (2025). Infrastructure assisted autonomous driving: Research, challenges, and opportunities. IEEE Open Journal of Vehicular Technology, 6, 662–716. https://doi.org/10.1109/OJVT.2025.3542213
  24. Zhou, S., Wang, X., Suo, Y., Han, X., Wang, G., & Zhao, Y. (2024). A multi-channel 133-dB DR PPG/ECG SoC for smart wearable devices. Integrated Circuits and Systems, 1(4), 239–246. https://doi.org/10.23919/ICS.2024.3513261
  25. Mounika, P., Ahmad, N., Hussain, G., Byun, S. J., & Lee, K.-Y. (2024). AI-powered enhancement of sigma delta ADC: The role of artificial neural network-based optimization systems. IEEE Access, 12, 139018–139027. https://doi.org/10.1109/ACCESS.2024.3461714
© 2026 eLibrary · Stand on the shoulders of giants